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I. INTRODUCTION
As the recent remarkable growth in the digital CMOS technology has reached several GHz in the f t frequency, many studies have been done regarding digitally controlled oscillator (DCO)s operating in the several gigahertz range [1] - [2] . However, the spiral type inductor in the DCOs is still the one traditionally used in RF process and so it suffers from a low quality factor and occupies a large area, impacting upon the low processing cost desired for the digital CMOS process. In addition, circuit designers have to face the challenges in designing the spiral inductor by oneself and take responsibility for its performance.
A solenoid inductor implementation has been studied in [3] , which mainly uses micro electro mechanical systems (MEMS) technology. By virtue of the good conductivity of copper, the electroplated inductor has a high quality factor and an inductance of a tenth of nH. [4] . However, the post MEMS processing requires the  Manuscript received December 1, 2013; revised March 11, 2014. additional mask steps and increases the processing cost. Prior to 0.13 μm CMOS process, the poor conductivity of Al CMOS process has adapted a thick metallization method of interconnection in order to reduce the series resistance of inductor. For example, in a LC type voltage controlled oscillator (VCO) in 0.18μm RF process, the spiral inductor uses top metal with thickness of 3 μm.
Since CMOS technology has started to adopt Cu metallization below 0.13 μm process, it opens the possibility of implementing a low series resistance inductor in LC type VCO. Unfortunately, the large area planar spiral inductor is still used in the digital CMOS process.
In this paper, a solenoid inductor using metal and via stacking is proposed and its electrical characteristics are evaluated in terms of inductance and quality factor using 3D-EM simulation. In the long run, the solenoid inductor could be used for LC-type VCO in the standard CMOS process. Two types of inductors according to the different dimension have been implemented and measured its characteristics using a HP E4440A. The measured Sparameters were used in analyzing the proposed equivalent lumped model and the parameter optimization.
II. ON-CHIP SOLENOID INDUCTOR DESIGN

A. Solenoid Structure
Generally, a spiral inductor is fabricated using the planar CMOS process. Thus, the magnetic flux of the spiral inductor penetrates the substrate with its axis perpendicular to the wafer surface. As a result, the spiral inductor suffers from a low quality factor due to the substrate loss.
On the contrary, the solenoid inductor shown in Fig. 1 is built by metal and via interconnection and moreover, its axis is parallel to the substrate. This makes the solenoid inductor less susceptible to the substrate losses due to the eddy current. In Fig. 1 , the bottom plate is represented by M1 and top plate by M6. The posts are connected between the top plate and the bottom plate by Vias (V1-V5). In general macro-scale, the solenoid inductance is expressed in terms of its dimension. (1) where N is the number of turns, Ac is the cross-sectional area that the magnetic flux is crossing; p is the pitch between each turn.
Since the cross area (Ac) is the width (W) and the height (H) and the maximum height is limited by the process technology, the inductance is proportional to the width and the number of turns as Eq. 2.
(2)
The series resistance (Rs), which directly affects the quality factor by ⁄ , will be increased due to the skin effect [5] and the proximity effect with an increasing frequency. As the proximity effect from the conductor moves farther from the adjacent turns, it can be neglected and so the approximation of Rs is given by;
where t, W W and W l represent the metal thickness, the post width and the post length, respectively; ρ, μ and ƒ are the resistivity of the copper, the permeability of the air and the operating frequency, respectively. Considering a greater than 5GHz operating frequency, the skin depth is about 0.94μm which is larger than the top metal thickness 0.9μm in 0.13μm digital CMOS process. Thus, ignoring the skep effect, the series resistance, Rs becomes 1.2· R dc . Then Rs can be rewritten as (6) In addition, the width of the solenoid (W) is larger than the post width, (W W ) and length (W l ). Rdc is proportional to N·W. the quality factor is also only inversely proportional to N·W as; (7) From the Eq. (2) and Eq. (7), we can extract the design parameters of the solenoid inductor as W and N. These parameters give insights to the rule of thumb of design the solenoid inductor. However, it is not sufficiently explain the exact performance for circuit simulation when it comes to, for example, LC type VCO using the solenoid inductor so that the EM simulation is required. Fig. 2(a) shows the EM simulation result, H-field from HFSS [6] simulation. For EM simulation, the input excitation is applied to PORT 1 and PORT 2 terminals. The EM simulation gives also its result in S-parameters. Then, the inductance of quality factor of the inductor is determined uniquely from the Y-parameters converted from the S-parameters by; (8) where L 11 and Q 11 are the inductance and quality factor looking at port1, im(Y 11 ) and Re(Y 11 ) are the imaginary part and real part of Y 11 .
B. EM Simulation
The proposed solenoid inductors have two types according to the width (W), type I: 40 μm (Fig. 2(b) ) and type II: W=60μm (Fig. 2(c) ). Notably, type I has bottom plates stacking metal1 (M1) and metal2 (M2) in order to reduce the series resistance. Each type has a varied number of turns (N) from 10 to 20 by even number increments. Fig. 3 shows the results of the inductance (L 11 ) and quality factor (Q 11 ) from the HFSS simulation.
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From Fig. 3(a) , the inductance is range from 0.6 to 0.9 nH for type I and from 0.8 to 1.5 nH for type II and the quality factor has 7 and 4 in maximum for type I and type II respectively. It is clear that the inductance increases according to Ws from 40 μm to 60 μm and Ns from 10 to 20 and the quality factor decreases according to W and N as Eq. (2) and Eq. (7) . Since the quality factor is directly affected by the total length, that is Ls, the type I inductor with stacked bottom plate, has a higher quality factor than type II. Solenoid inductor was fabricated in 0.13 μm digital CMOS process and measured using on-chip probing. With a network analyzer (N5230A), a cascade microtech probe station and cascade microtech ground-signal (GSG) probes, the two port S-parameters of the solenoid inductor were measured range from 100 MHz to 20 GHz. 
C. Inductor Measurement
III. SOLENOID INDUCTOR MODELING
In general, the spiral inductor has been characterized using "π" model [7] - [8] . The solenoid inductor can also use this "π" model ignoring some parameter. In this paper, a lumped-element circuit from the spiral model was established for the solenoid inductor model as shown in Fig. 6 .
In this model, R S and L S are the series resistance and the inductance, respectively. The capacitance coupling, C f which is modeled as a feed forward fringing one between two terminals can be neglected since two terminals are surely separated by the inductor length. C P is denoted as the base plate coupling capacitance with the substrate. C SI and R SI are the substrate parasitic capacitance and 
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©2014 Engineering and Technology Publishing resistance, respectively. With this model, every inductor from type I and type II with number of turns has been optimized over 100 MHz and 20 GHz about the magnitude and phase with the measured de-embedded Sparameters using Agilent ADS [9] . The results are listed in Table I . Among these model parameters, R SI and C SI are almost constant over design parameters, W and N. L S , R S and C P , however, seems dependent on these design parameters, W and N. Fig. 7 shows each model parameters such as L S , R S and C P for type I and type II have dependency against the number of turns (N). From a structure point of view, each design parameters have a relationship of the width and the height, which can be written as; Since the width of the plate is larger than the height of the post, that is W >> H, R S2 , L S2 and C P2 are approximately 1.2~2.5 times R S1 , L S1 and C P1 .
Furthermore, each turn of solenoid inductor is repeated in longitude and design parameters can be expressed in From these equations, the constants, L S (0), R S (0) and C P (0) come from the parasitic of input terminals. 
IV. CONCLUSIONS
A small area solenoid type inductor was proposed and its electrical characteristics were evaluated by EM simulation. The two types of solenoid inductors were
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The solenoid inductor has small area compared to the prior art as shown table II. This solenoid inductor is expected to use the LC type VCO in gigahertz PLL in the standard CMOS process with saving die cost. Moreover, the scalability by number of turns gives the advantage of choosing the inductance and quality factor by engineer insight.
